

ZZZ1
LA-5413P
ATIDA@

PJP1
45@DCIN

Compal Confidential

NBLB2 Schematics Document

Intel Clarksfield Processor with DDRIII + Ibex PM55

2009-11-17

REV: 0.2


Security Classification	Compal Secret Data			Compal Electronics,Ltd.		
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Sheet		
				Size	Document Number	Rev
				Custom	NBLB2 M/B LA-5413P Schematic	0.1
Date: Thursday, November 19, 2009				Sheet	1	of 61

Compal Confidential

Model Name : NBLB2

File Name : LA-5413P(Madison)

Clock Gen.
SLG8SP587
9LRS3199AKLFT
page23




Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2009/02/04	Deciphered Date	2010/09/14	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				MB Block Diagram	
Size Custom	Document Number	Date		Sheet	Rev
	NBLB2 M/B LA-5412P Schematic	Friday, November 13, 2009		2 of 61	0.1

DDR3 Voltage Rails

power plane State	+B	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +CPU_CORE +VGA_CORE +1.8VS +0.75VS +1.05VS +1.1VS_VTT +1.5VS_VRAM
S0	O	O	O	O
S1	O	O	O	O
S3	O	O	O	X
S5 S4/AC	O	O	X	X
S5 S4/ Battery only	O	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

GPIO PIN Define

	ID3	ID2	ID1	ID0
NBLB2(1100)	R358	R361	R766	R765
Reserve (1101)	X	X	X	X
Reserve (1110)	X	X	X	X
Reserve (1111)	X	X	X	X
NBLB1 (0000)	R353	R350	R766	R765
Reserve(0001)	X	X	X	X
Reserve(0010)	X	X	X	X
Reserve(0011)	X	X	X	X
Reserve(0100)	X	X	X	X
Reserve(0101)	X	X	X	X
Reserve(0110)	X	X	X	X
Reserve (0111)	X	X	X	X
Reserve (1000)	X	X	X	X
Reserve (1001)	X	X	X	X
Reserve (1010)	X	X	X	X
Reserve (1011)	X	X	X	X



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				MB Notes List		
Size B	Document Number	NBLB2 M/B LA-5412P Schematic		Rev	0.1	
Date	Friday, November 13, 2009	Sheet	3	of	61	

VGA (Madison)


State \ power plane	+1.8VS +1.5VS_VRAM	+3VS_DELAY +VGA_CORE +1.1VS
S0	O	O
S1	O	O
S3	X	X
S5 S4/AC	X	X
S5 S4/ Battery only	X	X
S5 S4/AC & Battery don't exist	X	X

Ref:46039_m97_ds_nda_1.00


M97 sequence


- M97 has the following requirements with regards to power supply sequencing to avoid damaging the ASIC.
- All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.
 - VDDC should ramp before or simultaneously with VDDCI.
 - VDDCI should ramp before VDDR1.
 - VDDC should ramp before VDDR4.
 - VDDC should ramp before DPx_VDD18, DPx_VDD10, and DPx_PVDD.
 - PWRGOOD must not be asserted, and must not exceed 300 mV, before all of VDDC, VDD_CT, and VDDR3 have ramped up. Asserting PWRGOOD only after all ASIC supplies have ramped up is preferred for forward compatibility.
 - PWRGOOD must be de-asserted, and must be brought below 300 mV, before ramping down any of VDDC, VDD_CT, or VDDR3.
 - DDC3DATA_DP3_AUXN, DDC4DATA_DP4_AUXN, DDC3CLK_DP3_AUXP, and DDC4CLK_DP4_AUXP must be pulled high either before or after both VDDC and VDD_CT have ramped up.
 - For power down, reversing the ramp-up sequence is recommended.


POWER UP/DOWN Sequence



Security Classification		Compal Secret Data				Compal Electronics, Inc.						
Issued Date		2009/02/24		Deciphered Date		2010/02/24		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						VGA Notes List						
						Size B	Document Number			NBLB2 M/B LA-5412P Schematic		Rev 0.2
						Date:	Friday, November 13, 2009		Sheet	4	of	61














Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Document Number	NBLB2 M/B LA-5412P Schematic
				Date:	Tuesday, November 17, 2009
				Sheet	9 of 61


FAN1 Conn









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (6/6) VSS& FAN	
Size	Custom	Document Number	NBLB2 M/B LA-5412P Schematic		Rev
Date:	Tuesday, November 17, 2009	Sheet	10	of	61



Layout Note:
Place near JP2



Layout Note:
Place near JP2.203 & JP2.204



**DDR3 SO-DIMM A
Standard Type**

Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2009/02/04		Deciphered Date		2010/02/04		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						DDR3II-SODIMM SLOT1				
						Size	Document Number		Rev	
						Custom	NBLB2 M/B LA-5412P Schematic		0.1	
						Date:	Tuesday, November 17, 2009		Sheet 11 of 61	

7 DDR_B_DQS#[0..7]






7 DDR_B_DQ[0..63]

7 DDR_B_DM[0..7]

7 DDR_B_DQS[0..7]


7 DDR_B_MA[0..15]

2008/9/8 #400755
Calpella Clarksfield
DDR3 SO-DIMM
VREFDQ Platform
Design Guide Change Details




Layout Note:
Place near JP3

Layout Note: Place these 4 Caps near Command and Control signals of DIMMA




Layout Note:
Place near JP3.203 & JP3.204




DDR3 SO-DIMM B
Standard Type


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDR3I-SODIMM SLOT2		
				Size	Document Number	Rev
				NBLB2 M/B LA-5412P Schematic		
				Date	Tuesday, November 17, 2009	Sheet 12 of 61



Security Classification		Compal Secret Data		Compal Electronics,Ltd.	
Issued Date	2009/02/24	Deciphered Date	2009/07/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				M96- PCIE Interface	
Size	Custom	Document Number	NBLB2 M/B LA-5412P Schematic		Rev
Date:	Tuesday, November 17, 2009	Sheet	13	of	61

Strap Name	Pin Straps description	Default Value
TX_PWRS_ENB	GPIO0 Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	0
TX_DEEMPH_EN	GPIO1 PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)	0
BIF_GEN2_EN	GPIO2 Reserved	0
GPIO23 GPIO21	Reserved	0
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO13,12,11 (config 2,1,0) : memory apertures a) If BIOS_ROM_EN = 0, then Config[2:0] defines the ROM type. b) If BIOS_ROM_EN = 1, then Config[2:0] defines the primary memory aperture size.	001
BIOS_ROM_EN	GPIO22 Enable external BIOS ROM device 0: Disable, 1: Enable 02: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	0
AUD[1] AUD[0]	HSYNC VSYNC	1 1
GENERICC H2SYNC	Reserved Reserved	0 0
VIP_DEVICE_ STRAP_EN	V2SYNC	0







item 01, Bom structure from M97@ to mount 05/06
item 01, Bom structure to MAD@ 0827


Note:
route 50ohms single-ended/100ohms diff
and keep short
REF137-03 suggest

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/24	Deciphered Date	2010/02/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				M96 Memory	
Size	Custom	Document Number	NBLB2 M/B LA-5412P Schematic		Rev 0.1
Date:	Tuesday, November 17, 2009	Sheet	15	of	61






5	4	3	2	1
---	---	---	---	---




10/22 Add C1554 and close to U8 and U9

Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2009/02/24	Deciphered Date	2010/02/24	Title					
					VRAM DDRA					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.										
						Size	Document Number	NBLB2 M/B LA-5412P Schematic		Rev
						Custom				0.1
Date		Tuesday, November 17, 2009		Sheet	18	of 61				



Security Classification		Compel Secret Data		Compel Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2009/02/24		2010/02/24		VRAM DDR4	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size		Document Number		Rev	
Custom		NBLB2 M/B LA-5412P Schematic		0.1	
Date:		Tuesday, November 17, 2009		Sheet 19 of 61	


[illegible][illegible][illegible]

CRT Connector

Checklist recommend: 2-pole filter on R/G/B signals
C - L - C - L - C
10p - 47 Ohm/100MHz - 22p - 47 Ohm/100MHz - 10p







12/15 Modified. Note L26~L30 are 0 Ohm resistors (IFTXX)

Change PCB footprint of L45/ L47/ L49 from L_0603 to R_0603






Security Classification		Compal Secret Data		Compal Electronics, Inc.							
Issued Date	2009/02/04		Deciphered Date	2010/02/04		Title CRT Connector					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size B	Document Number	Rev 0.1			
						NBLB2 M/B LA-5412P Schematic					
						Date:	Tuesday, November 17, 2009		Sheet	21	of

LCD POWER CIRCUIT





For EMI
Plac C484 close to JLVDS2




NBLB2 M/B LA-5412P Schematic


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2008/02/04		2010/02/04		LVDS & DVI Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Rev	
Date		Tuesday, November 17, 2009		Sheet 22 of 61	




Clock Generator






Silego Have Internal Pull-Up









IDT Have Internal Pull-Down







PIN	30	CPU_0	CPU_1
0 (Default)		133MHz	133MHz
1		100MHz	100MHz



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Clock Generator (CK505)	
Size	Custom	Document Number	NBLB2 M/B LA-5412P Schematic		Rev
Date:	Tuesday, November 17, 2009	Sheet	23	of	61



PCH_PIN	RefDes	PCH_JTAG		
		ES1	ES2	MP
PCH_JTAG_TDO	R369	No Install	200ohm	No Install
	R370	No Install	100ohm	No Install
PCH_JTAG_TMS	R364	200ohm	200ohm	No Install
	R366	100ohm	100ohm	No Install
PCH_JTAG_TDI	R372	200ohm	200ohm	No Install
	R373	100ohm	100ohm	No Install
PCH_JTAG_TCK	R380	51ohm	51ohm	51ohm
	R376	20Kohm	20Kohm	No Install
PCH_JTAG_RST#	R378	10Kohm	10Kohm	No Install
	R377	10Kohm	10Kohm	No Install



Security Classification	Compal Secret Data	
Issued Date	2009/02/04	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.			
PCH (1/9) SATA,HDA,SPI, LPC			
Size	Document Number	Rev	
Custom	NBLB2 M/B LA-5412P Schematic	0.1	
Date:	Tuesday, November 17, 2009	Sheet	24 of 61

For Express Card

For Wireless LAN

For PCIE LAN

For 3G Card

For Wireless LAN

For PCIE LAN

For 3G Card

U18B

REV1.0

PCI-E *

From CLK BUFFER



Clock Flex

Project ID		
ID1	ID0	Project
0	0	Future
0	1	JV

2008/1/6 2009MOW01 change to 22 ohm

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2009/02/04		Deciphered Date	
2010/02/04		Title		PCH (2/9) PCIE, SMBUS, CLK	
Size		Document Number		NBLB2 M/B LA-5412P Schematic	
Date		Tuesday, November 17, 2009		Sheet 25 of 61	

1. Connect Directly EXPRESS CARD, MINI1, MINI2
2. Level Shift1, Pull-Up to +3VS CLOCK GEN, DIMM1, DIMM2
3. Level Shift2, Pull-Up to +3VS LAN
4. Level Shift3, Pull-Up to +3VS CPU & PCH XDP




3/16 Change R408/R409 to 2.2K ohm(follow Intel's comment)

3/16 Add R761/R762 to 2.2K ohm(follow Intel's comment)


3/20 Remove by Vivian

3/16 Add by Vivian(follow Intel's comment)


Buffer Mode check is need or not




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	PCH (3/9) DMI, FDI, PM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Cust	NBLB2 M/B LA-5412P Schematic	0.1
Date:				Tuesday, November 17, 2009	Sheet	26 of 61



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Document Number	NBLB2 M/B LA-5412P Schematic
				Date:	Tuesday, November 17, 2009
				Sheet	27 of 61







2/28 Follow Module design Rev1.0

WW46 Platform/Design Updates
2008/11/17 54.9 1% ->56 5%


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number NBLB2 M/B LA-5412P Schematic
				Date:	Tuesday, November 17, 2009
				Sheet	29 of 61
				Rev	0.1




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
				PCH (7/9) PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
				Document Number	NBLB2 M/B LA-5412P Schematic
				Date:	Friday, November 13, 2009
				Sheet	30 of 61





SATA ODD Conn.





SATA HDD Conn.










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				NBLB2 M/B LA-5412P Schematic	
				Date:	Rev 0.1
				Sheet 36 of 61	


Mini-Express Card for TV Tuner

Vcc 3.3V +/- 8%
Peak Icc 2750mA
with max supply droop 50mA
Average Icc 1000mA




there is a pull high at +3V_ALW 05/19


4/2 Add by Vivian
100P_0402_50V8J 2 1 @ EC_TX_P80_DATA




Mini-Express Card for WLAN



Change PCB footprint of L59 from L_0805 to R_0805



4/2 Add by Vivian
RF_ON# @ 1 100P_0402_50V8J








Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	Mini-Card/Kill SWITCH	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	NBLB2 M/B LA-5412P Schematic	0.1
				Date:	Tuesday, November 17, 2009	Sheet 37 of 61

A		B		C		D		E	
1									
2									
3									
4									




Board ID table, in EVT and EVT2 phase, it is NA 09-03

	MB2_ID	MB1_ID
DVT	0	1
DVT_R	0	0
PVT	1	0
MP	1	1





Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04
Title		ENE-KB926	
Size		Document Number	Rev
Customer		NBLB2 M/B LA-5412P Schematic	0.1
Date:	Tuesday, November 17, 2009	Sheet	39 of 61



INT_KBD Conn.






Power USB Board Conn




LED Board Conn



Conductive board conn






Kill SWITCH



Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2009/02/04		Deciphered Date		2010/02/04		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						KB/SW/PW/Fun Conn							
						Size B		Document Number		NBLB2 M/B LA-5412P Schematic		Rev 0.1	
						Date:		Tuesday, November 17, 2009		Sheet 40 of 61			

16M SPI ROM For EC+BIOS+VBIOS



0206 => change PN to SA00001N800


12/19 change pn to SA00001MP00 (original part EOL)

12/25 change back to SA024160140 (Samples can not on time)


Bluetooth Conn.

Need to check BT pin definition again!

9/20 modified this block




To TP/B Conn.





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/02/04				Deciphered Date			
2010/02/04				Title				BIOS, TP & BT Connector			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B				Document Number			
								NBLB2 M/B LA-5412P Schematic			
								Rev 0.1			
								Date: Tuesday, November 17, 2009			
								Sheet 41 of 61			




DVT, add power good signal, 0619



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	RTC		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	NBLB2 M/B LA-5412P Schematic	0.1	
				Date:	Tuesday, November 17, 2009	Sheet 43 of 61	



HD Audio Codec







Security Classification		Compal Secret Data				Compal Electronics, Inc.						
Issued Date		2009/02/04		Deciphered Date		2010/02/04		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						HD Audio Codec ALC272						
						Size B	Document Number		NBLB2 M/B LA-5412P Schematic		Rev 0.1	
						Date:	Tuesday, November 17, 2009		Sheet	44	of	61

Copy KFT00(2/20 add)

R647 0_0603_5%

R648 0_0603_5%

MIC_GND










Copy KFT00(2/20 add)

R647 0_0603_5%

R648 0_0603_5%

MIC_GND

11/27 Add screw for layout request



11/27 Add screw for layout request


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Screw		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	NBLB1 M/B LA-5411P Schematic	0.1
				Date:	Friday, November 13, 2009	Sheet 46 of 61

Camera Conn


TPM X76 Information

X76 P/N	Vendor	Location	Bom Structure
X7611630L07	Infineon	C717,C718,R698,R702,R703,U32,X3	IN_TPM@
X7611630L08	Winbond	C724,U32	WB_TPM@


LED



TPM 1.2




Finger Print board



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				MDC/LED/Camera/FP		
				Size B	Document Number	Rev 0.1
				NBLB2 M/B LA-5412P Schematic		
				Date:	Tuesday, November 17, 2009	Sheet 47 of 61


DC301001Y00



RTC Battery

Change BATT1 P/N : SP093PA0200 (Panasonic)
SP093MX0000 (MAXELL)

9/29 modified to follow ISKAA



9/29 Checked. Same as HEL80's

Reserve another location

BOM structure comment



@ ==>unpop

NV==>Nvidia sku only

M97==>ATI sku only

06/24 Rual remove BATT2!


SP093MX0000



For Arrandale use

Security Classification	Compal Secret Data	
Issued Date	2009/02/04	Deciphered Date
		2010/02/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Precharge detector
15.97V/14.84V FOR
ADAPTOR




Compal Electronics, Inc.




DCIN & DETECTOR

Size	Document Number	Rev
Custom	MB Schematic	0.1
Date:	Tuesday, November 17, 2009	Sheet 49 of 61


DC040003600



PH1 under CPU botten side :
CPU thermal protection at 92 degree C
Recovery at 70 degree C



Vin Detector
High 18.384 17.901 17.430
Low 17.728 17.257 16.976




I_{ada}=0~4.74A (90W) CP= 92%*I_{ada}; CP=4.312A

CP mode
V_{ac1m}=2.39*(20K//152K/(20K//152K+24K//152K))=1.09986V
I_{input}=(1/0.02)*((0.05*V_{ac1m})/2.39+0.05)
where V_{ac1m}=1.09986V, I_{input}=3.65A

CC=0.25A~3A
I_{REF}=1.016*I_{charge}
I_{REF}=0.254V~3.048V
V_{CHLIM} need over 95mV

CHGVADJ=(V _{cell} -4)*9.445	
V _{cell}	CHGVADJ
4V	0V
4.2V	1.898V
4.35V	3.315V

CELLS	VDD	GND	Float
CELL number	4	3	2



IREF	Current
2.968V	3A


CHGVADJ	Pre Cell
3.3V	4.35V
0V	4V

"CHGVADJ" connect to EC DA pin

LI-3S :13.5V----BATT-OVP=1.5V
BATT-OVP=0.1112*BATT+

Title <Title>				
Size Custom	Document Number <Doc>			Rev <Rev Code>
Date:	Tuesday, November 17, 2009	Sheet	51 of 61	


$$I_{ocp} = I_v + I/2; I_v = (5\mu A * 301K) / (10 * 18m) = 8.36A$$

$$I = (19 - 3.3) 3.3 / 19 * 4.7UH * 300K = 1.93A \quad I_{ocp} = 8.36 + 1.93/2 = 9.32A$$


$$\begin{aligned} I_{ocp} &= (I_v + I/2) / 1.3; \\ I_v &= (5\mu A * 301K) / (10 * 18m) = 8.36A; \\ I &= (19-5) 5/19 * 4.7UH * 400K = 1.96A; \\ I_{ocp} &= (8.36 + 1.96/2) = 9.34A \end{aligned}$$

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/02/04	Deciphered Date	2010/02/04			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	3VALW/5VALW	
				Size	Document Number	Rev
				Custom		0.1
				MB Schematic		
				Date:	Tuesday, November 17, 2009	Sheet 52 of 61

Layout Note:
Place near high-side MOS Drain
and low-side MOS Source





Material Note:
330uF/6 mΩ, number
are 3, Power 1, HW 2


I_{max}=18.0A
I_{peak}=21.0A
I_{ocp}=25.2A

Voltage Select	
VID	Vout
High	1.05 V
Low	1.1 V


Security Classification				Compal Electronics, Inc.		
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.1VS VTT		
				Size	Document Number	Rev
				Custom	MB Schematic	0.1
Date: Tuesday, November 17, 2009				Sheet	54	of 61

$$I_{ocp} = RTEIP * ITRIP / RDS(ON) + 1/2 \quad I = 13k * 9u / 15m + 1/2 * 2.7 = 9.15A$$





	HFM_VID	HFM_Icc	LL	Icc_TDC	Icc_Dyn
Auburndale 45W	1.075	50	1.9m	37	35
Auburndale 35W	0.975	38	1.9m	29	27
Clarksfield SV	0.95	51	1.9m	38	39
Clarksfield XE	0.95	65	TBD	48	TBD



Version change list (P.I.R. List)

Page 1 of 2
for HW

Item	Category	Modify List	Requestor	P6#	Date	Comment	Phase
1	Change VGA chip from M97 to M96 as sourcer request		sourcer		2009/05/6		EVT2
2	connect EC_RST to PLT_RST	Add U37,R564,R560 and connect the BUF_RST1#	ice		2009/05/11		EVT2
3	change the footprint of C381~C386	Change from C_D2 to C_D2T	power		2009/05/12		EVT2
4	Remove R768 R769 from BOM	we do not use the Camer connector(JP14) so remove it.	ice_liu		2009/05/19		EVT2
5	3VS leakage issue(0.1V)	Remove R535 from BOM	TPE		2009/05/19		EVT2
6	Confirm the DDR_VREF schematic		TPE		2009/05/19		EVT2
7	Add soft start for +3vs_delay	add C201, R343	ice_liu	P14	2009/06/09		DVT
8	Add_RST# for Cap board	add net of ESB_RST#	ice_liu	P39	2009/06/09		DVT
9	Add PCH_CMOS_clear	change J5,J6 to PCH_RST#	ice_liu	P24	2009/06/09		DVT
10	Add +1.1VS option power for M96	Add J11	ice_liu		2009/06/09		DVT
11	change HDMI_DET for ATI suggestion	add R770,R771,Q40,Del R287,R285,R286,L38,C480	ice_liu	P20	2009/06/09		DVT
12	add option R for TPM_PP_pin	add R772	ice_liu	P47	2009/06/17		DVT
13	Add option R for PCIE_WAKE#for debug	Add R561	ice_liu	P35	2009/06/17		DVT
14	add division R for DC/DC MOS gate	change R672.R673/R674 to 47K,R344,R345,R346 to 200k	ice_liu	P48	2009/06/19		DVT
15	Add HAD_BITCLK_AUDIO termination	Add R616(33ohm)C735 (33pf) in BOM	EMI	P44	2009/06/19		DVT
16	Add option R on SUS_STAT# for debug	Add R727,R726	ice_liu	P47	2009/06/22		DVT
17	Add power good schematic	Add R720,R351,R681,R721,R722,R719,R728,R723,R724,R680,R770,R675,D40,Q42,Q44,(need modify to sot23 FP)Q47,Q51,Q48,Q50,u41	ice_liu	P43	2009/06/23		DVT
18	Add PCH_SPI_R termination	Add R729, C777	EMI	P41	2009/06/23		DVT
19	Add 0.01 uf C for EMI request	Add C480 SE068103K80 S CER CAP 0.01UF 25V K X7R 0402	EMI	P42	2009/06/24		DVT
20	Add C861 as EC sugesstion	add C861 in to BOM	EC	P39	2009/06/25		DVT
21	Add C778 close to U30.2 for EMI	Add C788	EMI	P42	2009/06/25		DVT
22	Change Crystal C for vendor suggestion	change C671 C672 from 15pf to 22 pf	Vendor	P39	2009/06/25		DVT
23	Board ID	Add R547 R547, Board ID is 01	ice_liu	P39	2009/06/26		DVT
24	CPU_CORE	Remove C377,C365,C366,C367 from BOM and change C381,C382,C383,C384 to SGA000010	power	P39	2009/06/27		DVT
25	add discharge in BOM	Add R682,R683,R684,R685,R686,Q37,Q34,Q32,Q33,Q36 in BOM	ice_liu	P8	2009/07/03		DVT

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custm	MB Schematic	0.1
				Date:	Friday, November 13, 2009	Sheet 60 of 61

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1							
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							